A method for canceling load-regulation, based on level shifting the reference, is proposed.
Introduction:
Modern state-of-the-art technologies require higher accuracy performance from voltage regulators. With load-regulation performance being a significant factor, special attention is warranted in reducing its negative effects. In typical low drop-out (LDO) topologies, dc open-loop gain is severely restricted because of stringent stability requirements. Process variations in the output and the vast load current range of the circuit impose severe challenges on frequency compensation, thereby allowing only lowgain circuits to be reliably stable [1] .
Load regulation is defined as the output voltage variation resulting from a unit load current change, which is equivalent to describing the output resistance of the regulator, as is clear from equation (1), given a simple feedback circuit as illustrated in Fig.3(a) ,
or, equivalently,
where resistor R O-pass is the output resistance of the pass device, A OL is the open-loop gain of the control circuit, and β is the feedback factor. As shown, load-regulation is inversely proportional to open-loop gain; but, as stated earlier, the gain cannot be high. The unitygain frequency (UGF) is limited by the parasitic poles of the system and correspondingly restricts the bandwidth of the circuit. Load-regulation performance, as a result, is fundamentally poor. To similarly optimize the buffer, a load-dependent feedback signal may be used to modulate its conductance [5] , [6] . As with the previous topology, the load current is sensed but a fraction of it is now fed back to a source-follower buffer stage. A positive feedback loop results but its gain is low and its signal is further attenuated with an RC filter, thereby not interfering with the negative feedback of the overall circuit [6] .
Proposed Technique -Floating Reference LDO: The techniques described above either alter the frequency response or directly change the circuit, thereby compromising system stability. Ideally, an enhancing technique should cancel any load-regulation effects without altering the frequency response, or any other aspect, of the circuit, including parametric performance. The proposed circuit architecture does just that while enjoying the luxury of simplicity.
As with the other techniques, the load current is sensed and fed back but it is only used to level-shift the reference in a benign fashion, as it relates to stability and circuit operation. Only the effective ground current of the control circuit is affected -it increases-but that too at a significantly reduced rate. Simply inserting a resistor in its path, between ground and the reference, produces a voltage drop that increases linearly with the load current, exactly the opposite effect of load-regulation. The mirroring of the current does not deteriorate current efficiency, as at zero-load current the mirrored current is also zero. Further, there is no change in the dc open-loop gain and hence the UGF is kept constant, thereby not compromising stability in the least. Overall, this topology is capable of completely canceling all load-regulation effects by appropriately choosing a resistor, as is clear from equation (3),
where R Low is the resistance, through which, the mirrored current is passed to level shift the reference and C is the factor by which the load current is reduced in the mirror (e.g., for A OL = 100, β = 1, R O-pass = 10 Ω, and C = 1000, R Low = 100 Ω yields zero loadregulation effects).
Results:
The design was fabricated and tested with provisions to adjust resistor R Low .
Near zero load-regulation effects were observed; higher resolution of R Low could have given still better results. As is obvious from the test results, shown in Fig.4 (b) , the proposed architecture reduced a 60 mV load-regulation droop, which is prevalent in most widely stable LDO regulators, to a mere 5 mV, without sacrificing stability or affecting any other aspect of the circuit. The fact that stability is intact is shown through
simulations by the open-loop frequency response (Fig.4 (a) ), phase and gain margin are unaffected by adding the resistor. With frequency response unchanged, the method is relatively easy to apply to most LDO topologies and, consequently, nearly cancel all load-regulation effects.
Conclusion:
From a design perspective, the proposed architecture is simple and benign, and effectively cancels all load-regulation effects. Other topologies directly alter either the circuit and/or the gain and hence the frequency response, more than likely compromising stability. For optimal performance (complete cancellation), the value of R Low can be easily trimmed during wafer testing, requiring only a few bits (e.g. three bits
for roughly 3-4 mV resolution) [7] . 
